



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE

United States Patent and Trademark Office

Address: COMMISSIONER FOR PATENTS

P.O. Box 1450

Alexandria, Virginia 22313-1450

www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/797,945	03/10/2004	Jhon Jhy Liaw	67,200-1253	4848
7590 10/06/2008				
TUNG & ASSOCIATES Suite 120 838 W. Long Lake Road Bloomfield Hills, MI 48302			EXAMINER ARENA, ANDREW OWENS	
			ART UNIT 2811	PAPER NUMBER
			MAIL DATE 10/06/2008	DELIVERY MODE PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.

10/797,945

Applicant(s)

LIAW, JHON JHY

Examiner

Andrew O. Arena

Art Unit

2811

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on ____.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 18, 22, 24-30, 32-36, 38-45, 47 and 49 is/are pending in the application.
- 4a) Of the above claim(s) ____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) ____ is/are allowed.
- 6) ☒ Claim(s) 18, 22, 24-30, 32-36, 38-45, 47 and 49 is/are rejected.
- 7) ☐ Claim(s) ____ is/are objected to.
- 8) ☐ Claim(s) ____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on ____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. ____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB08)
Paper No(s)/Mail Date ____.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date ____.
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: ____.

DETAILED ACTION

Response to Arguments

The arguments filed 06/23/2008 were fully considered but are not persuasive.

The arguments that Tamaru does not teach the claimed contact interconnect structure and contact openings are not persuasive. Neither the claim language nor the record precludes reading the claims onto the structure of Tamaru. Tamaru may be regarded as disclosing metal filled contact openings which are not wiring grooves insomuch as the instant application, though a metal opening could also be called wiring.

The arguments against the combination are not persuasive. Tamaru and Chen are analogously directed to contact interconnect structures.

Claim Rejections - 35 USC § 103

Claims 18-22, 24-25, 27-30, 32-35, 38-45, 47 & 49 are rejected under 35 U.S.C. § 103(a) as obvious in view of Tamaru (US 2003/0030146) and Chen (US 6,784,096).

RE claim 18, Tamaru discloses a contact interconnect structure comprising (e.g., Fig 14, ¶72):

a semiconductor substrate (1: ¶73 ln 2) comprising CMOS devices (¶78 ln 11-12) including active contact regions (11, 12: ¶77);

a first contact layer overlying the active contact regions comprising a first plurality of metal filled contact openings (18 filled 17: ¶79 ln 7-8) extending through the first contact layer thickness to the active contact regions;

a second contact layer overlying the first contact layer comprising a second plurality of metal filled contact openings (24 filled 22: ¶87 ln 2), each of said second plurality of metal filled contact openings extending through the second contact layer thickness to physically contact a major metal filling portion of a respective one or more of the first plurality of metal filled contact openings;

wherein the first plurality and the second plurality of metal filled contact openings form a physically continuous contact interconnect structure, said first and second metal filled contact openings having an aspect ratio of less than about 4.5 with respect to a respective contact layer, said contact interconnect structure connecting said active contact regions to overlying wiring circuitry comprising metallization layers (33; ¶95),

said first and second metal filled contact openings not comprising wiring grooves (one may regard them as "not wiring grooves" insofar as this language is supported).

Tamaru differs from the claimed invention only in not expressly disclosing the value of the aspect ratio.

Chen discloses a contact interconnect structure having an aspect ratio less than about 4.5 (col 3 ln 29-33).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made that, in view of Chen, the continuous contact interconnect structure of Tamaru have an aspect ratio less than about 4.5 with respect to a respective contact layer; at least to reduce device size.

RE claim 19, Tamaru as modified by Chen above discloses the bottom portion of said contact interconnect structure has a maximum width (inherent) and an aspect ratio of less than about 4.5

Tamaru as modified by Chen differs from the claimed invention only in not expressly disclosing the width of said interconnect structure.

Chen discloses a contact interconnect structure having a maximum width of less than about 70 nanometers (col 3 ln 29-33).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made that, in view of Chen, the bottom portion of said contact interconnect structure of Tamaru has a maximum width of less than about 70 nanometers; at least to reduce device size.

RE claim 20, Tamaru discloses an overlying metallization layer (33) in electrical communication with the second plurality of metal filled contact openings.

RE claim 21, Tamaru discloses the first (16) and second (20) contact layers are selected from the group consisting of PETEOS, BPTEOS, BTEOS, PTEOS, TEOS, PEOX, nitrogen doped silicon oxide, fluorine doped silicon oxide, SiC, silicon nitride, and silicon oxynitride (§79 ln 21-26, §80 ln 2).

RE claim 22, Tamaru discloses the first and second contact layers comprise lowermost portions (15 and 19) of silicon nitride (§79 ln 1, §80 ln 1).

RE claim 24, Tamaru discloses the first plurality and the and second plurality of metal (18 and 24) filled contact openings comprise conductive materials selected from

the group consisting of Cu, W, Al, AlCu, TiN, TiW, Ti, TaN, and Ta (¶79 In 14-17; ¶87 In 1-5 and ¶88 In 6-11).

RE claim 25, Tamaru discloses (Fig 12) the active contact regions are source and drain regions (¶77 In 6-8).

RE claim 27, Tamaru discloses the active contact regions comprise a conductive material of CoSi_2 (¶78).

RE claim 28, Tamaru discloses the first and second contact layers comprise an uppermost portion selected from a hardmask layer and a BARC layer (understood to encompass the materials disclosed by Tamaru, e.g., Fig 15: 19, 34, 21, 25, 35).

RE claim 29, Tamaru does not limit his metal filled opening to any particular shape, therefore the disclosure of Tamaru encompasses all well-known metal filled contact opening shapes, including circular.

RE claim 30, Tamaru discloses the first and second plurality of metal filled contact openings are selected from the group consisting of vias, contact holes, butt contact interconnects, local interconnects, and interconnect lines (¶79 In 7, ¶86 In 4).

RE claim 32, Tamaru discloses a contact interconnect structure comprising (e.g., Fig 14, ¶72):

at least first (20) and second (16) stacked contact layers comprising a respective first (24 filled 22) and second (18 filled 17) plurality of metal filled contact openings (¶79 In 7-8, ¶87 In 2) extending through the respective first and second contact layers, each of said second plurality of metal filled contact openings extending to a respective contact region (11, 12) comprising an active transistor region (¶78 In 11-12),

each of said first plurality of metal filled contact openings physically contacting a respective one of said second plurality of metal filled contact openings,

said physical contact through major metal filling portions comprising said first and second plurality of metal filled contact openings;

wherein, the first and second plurality of metal filled contact openings comprise a bottom portion (inherent) having a maximum width, said first and second metal filled contact openings having an aspect ratio with respect to a respective contact layer, said first and second plurality of said metal filled contact openings connecting said active contact regions to overlying wiring circuitry comprising metallization layers (33; ¶95),

said first and second metal filled contact openings not comprising wiring grooves (one may regard them as "not wiring grooves" insofar as this language is supported).

Tamaru differs from the claimed invention only in not expressly disclosing either the maximum width or the aspect ratio.

Chen discloses a contact interconnect structure and teaches an opening width of less than about 70 nm and an aspect ratio of less than about 3.3 (col 3 ln 29-33).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made that, in view of Chen, said bottom portions of Tamaru have a maximum width of less than about 70 nanometers and an aspect ratio of less than about 3.3 with respect to a respective contact layer; at least to reduce device size.

RE claim 33, Tamaru differs from the claimed invention only in not expressly disclosing either the maximum width or the aspect ratio.

Chen discloses a contact interconnect structure and teaches an opening width of less than about 50 nm and an aspect ratio of less than about 4.5 (col 3 ln 29-33).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made that, in view of Chen, said bottom portion of Tamaru has a maximum width of less than about 50 nanometers and an aspect ratio of less than about 4.5; at least to reduce device size.

RE claim 34, Tamaru discloses the first and second contact layers comprise an underlying-etch stop layer (e.g. Fig 15: 15 and 34).

RE claim 35, Tamaru discloses the active contact regions are source and drain regions (¶77 ln 6-8).

RE claim 38, Tamaru discloses a stacked contact interconnect structure for achieving a high aspect ratio (e.g., Fig 14, ¶72):

a semiconductor substrate (1: ¶73 ln 2) comprising CMOS devices (¶78 ln 11) including active contact regions (11, 12: ¶77);

a first contact layer overlying the active contact regions, said first contact layer comprising a first metal filled contact hole (18 filled 17: ¶79 ln 7-8) extending through the first contact layer thickness to the active contact regions;

a second contact layer overlying the first contact layer, said second contact layer comprising a second metal filled contact hole (24 filled 22: ¶87 ln 2), extending through the second contact layer thickness to physically contact a major metal filling portion of the first metal filled opening;

wherein, each of the first and second plurality of metal filled contact holes have about the same width to form a physically connected stacked contact interconnect structure, said first and second metal filled contact holes having an aspect ratio with respect to a respective contact layer, said first and second metal filled contact holes connecting said active contact regions to overlying wiring circuitry comprising metallization layers (33; ¶95).

Tamaru differs from the claimed invention only in not expressly disclosing the value of the aspect ratio.

Chen discloses a contact interconnect structure having an aspect ratio less than about 4.5 (col 3 ln 29-33).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made that, in view of Chen, the stacked contact interconnect structure of Tamaru have an aspect ratio less than about 4.5 with respect to a respective contact layer; at least to reduce device size.

RE claim 39, Tamaru discloses a bottom portion of said contact interconnect structure (inherent).

Tamaru differs from the claimed invention only in not expressly disclosing either the maximum width or the aspect ratio.

Chen discloses a contact interconnect structure and teaches an opening width of less than about 70 nm and an aspect ratio of less than about 4.5 (col 3 ln 29-33).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made that, in view of Chen, said bottom portions of Tamaru have a

maximum width of less than about 70 nanometers and an aspect ratio of less than about 4.5; at least to reduce device size.

RE claim 40, Tamaru discloses the first (16) and second (20) contact layers are selected from the group consisting of PETEOS, BPTEOS, BTEOS, PTEOS, TEOS, PEOX, nitrogen doped silicon oxide, fluorine doped silicon oxide, SiC, silicon nitride, and silicon oxynitride (§79 In 21-26, §80 In 2).

RE claim 41, Tamaru discloses the first and second contact layers each comprise a lowermost etch stop layer (15 and 19) of silicon nitride (§79 In 1, §80 In 1).

Re claim 42, Tamaru discloses the first plurality and the second plurality of metal (18 and 24) filled contact openings comprise conductive materials selected from the group consisting of Cu, W, Al, AlCu, TiN, TiW, Ti, TaN, and Ta (§79 In 14-17; §87 In 1-5 and §88 In 6-11).

RE claim 43, Tamaru discloses the active contact regions are source and drain regions (§77 In 6-8).

RE claim 44, Tamaru discloses the active contact regions comprise a conductive material of CoSi_2 (§78).

RE claim 45, Tamaru discloses the first plurality and the second plurality of metal filled contact openings comprise the same metal filling (TiN, §79 In 15, §88 In 8).

RE claim 47, Tamaru discloses the first and second plurality of metal filled contact openings comprise same major metal filling material (TiN, §79 In 15, §88 In 8).

RE claim 49, Tamaru discloses the first and second plurality of metal filled contact openings comprise same major metal filling material (TiN, §79 In 15, §88 In 8).

Claims 26 and 36 are rejected under 35 USC 103(a) as being unpatentable over Tamaru and Chen as applied respectively to claims 25 and 35 above, and further in view of Ono (IEEE Transactions on Electron Devices, V.42, N.10, Oct. 1995, pg.1822).

RE claims 26 & 36, Tamaru as modified by Chen differs from the claimed invention only in not disclosing a gate length of less than about 45 nm.

Ono discloses a MOSFET (Fig 2a) with a gate structure having a gate length of less than about 45 nm (caption).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made that, in view of Ono, the gate electrode of Tamaru comprises a gate length of less than about 45 nm, at least to reduce device size.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Andrew O. Arena whose telephone number is (571)272-5976. The examiner can normally be reached on M-F 8:30-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne A. Gurley can be reached on 571- 272-1670. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Andrew O. Arena/
Examiner, Art Unit 2811
22 September 2008

/Lynne A. Gurley/
Supervisory Patent Examiner, Art
Unit 2811